

COUNTERS

Counter: It is a sequential circuit used for counting clock pulses. It calculates or notes the no. of times an event has occurred.

Counter is the wider application of flip-flops. It is a group of flip-flops with a clock signal applied.

Types of counters:

Counters are basically of two types.

- i) Asynchronous or ripple counter.
- ii) Synchronous counter.

Asynchronous or ripple counter:- Asynchronous counters are those counter whose output is free from the clock signal. The required number of logic gates to design asynchronous counter is very less.

The another name of asynchronous counter is ripple counter. The no. of flip-flop used in a ripple counter is depends upon the number of states of counter (ex: Mod 4, Mod 2 etc). The number of output states of counter is called Modulus or "MOD" of the counter. The maximum number of states that a counter can have is 2^n (where 'n' represents the number of flip-flop used in the counter).

ex. If we have 2 flip flops, the maximum number of outputs of counter is 4. So, it is called ~~MOD-2~~ MOD-4 counter.

Types of counters


There are following types of Asynchronous counter available in digital electronics.

- i) 2/4-bit asynchronous up counter.
- ii) 2/4-bit asynchronous DOWN counter.
- iii) 2/4-bit synchronous up/DOWN counter.

* From these counters, external clock signal is applied to one flip-flop and then output of preceding flip-flop is connected ~~to~~ to the clock of next flip-flop.

① 2-BIT ASYNCHRONOUS COUNTER.

The below figure shows the logic diagram of a 2-bit ripple up counter. It consists of 2 flip-flops of T flip-flops.



Working Figs 2-bit asynchronous binary up counter.

Let

Initially both the flip-flops are in reset condition. Therefore, $Q_B Q_A = 00$.

i) On the first negative falling edge, FF-A will toggle and $Q_A = 1$. Also, as Q_A is connected to the clock input of FF-B, since $Q_A = 1$, hence fallacy is detected or the clock pulse for FF-B and therefore, there is no change in Q_B . So, the state is

$$Q_B Q_A = 01$$

ii) On the second negative falling edge of clock, FF-A toggles again and Q_A becomes 0, also Q_B toggles and Q_B becomes 1. i.e. $Q_B = 1$. Therefore output is

$$Q_B Q_A = 10$$

iii) On the third falling edge of clock, the output state is

$$\cancel{Q_B Q_A = 01} \quad Q_B Q_A = 11$$

IV) At the fourth - Negative falling clock edge
 FF-A toggles and Q_A change from 1 to 0. This
 → re change (Q_A) acts as clock pulse for FF-B
 if toggles to change Q_B from 1 to 0.
 ∴ $Q_A Q_B = 11$

Key points:

No. of states: Total no. of states of counter is
 00, 01, 10, 11 given by

$$2^n = 4$$

where n = No. of data flip-flops

II) Maximum count:

Maximum number of count of flip-flop is given
 by

$$\text{Maximum count} = 2^n - 1$$

Truth Table:

clock	outputs		state number
	Q_A	Q_B	
Initialy	0	0	—
↓	0	1	1
↓	1	0	2
↓	1	1	3
↓	0	0	4




Fig: Timing diagram of a two bits of counter.